Abstract-A CAD tool (SEUTool) is analyzed for simulating single-event upsets (SEUs) in large combinational logic circuits. SEUTool cross-section results show excellent agreement with experimental test data taken with the Boeing BDSP C30.
Comparison of SEUTool Results to Experimental
Results in Boeing Radiation Tolerant DSP (BDSP C30)
I. INTRODUCTION
A DVANCED microelectronic technologies are becoming increasingly susceptible to failures and errors due to single-event effects (SEEs). Technology scaling has increased the sensitivity to the classical single-event upset (SEU) in memory cells as well as increased the probability of an upset caused by a digital single-event transient (DSET) . A DSET is a momentary voltage or current disturbance that may propagate through the circuit and become latched by a logic storage element [1] - [4] . There exist four criteria that must be met for a DSET to become latched [5] :
1) the single-event strike must be capable of producing a DSET; 2) an open logic path must exist for the DSET to propagate to a latch; 3) the DSET must have enough amplitude to change state of the logic storage element; 4) in synchronous logic, the DSET must arrive at a time when the clock pulse is enabling the logic storage element. The probability of a DSET propagating to a storage element and the probability of latching a DSET increase with increasing clock frequency [6] . These increasing probabilities of failures due to latching DSETs and the increasing probability of failure due to the classical SEU in memory cells make SEE a serious problem for circuits fabricated in advanced microelectronic technologies.
Manuscript received December 12, 2005 There exist several methods and methodologies to analyze the issue of SEE in modern microelectronic circuits. Facilities such as cyclotrons exist that allow for devices to be physically struck with ions of different energies representing a single-event strike. These facilities are typically very expensive and require a fabricated circuit. Advances in computer modeling have allowed a single-event strike to be simulated using transistor-level CAD (TCAD) simulations. TCAD simulations solve simultaneous semiconductor device physics equations at different mesh points in a material to provide accurate estimations of both charge and current resulting from a single-event strike. TCAD simulations, however, are only practical when simulating extremely small circuits or sections of a circuit due to the time needed to solve the simultaneous equations. SPICE simulations can be used to model a single-event strike at a higher level by approximating the current resulting from the strike as a time-dependent current source in the circuit. SPICE simulations allow for faster simulations than TCAD at a loss of accuracy, but also are not practical for large circuits with over 1000 transistors.
SEUTool was introduced to the radiation effects community in 2000 to fill the need for a way to quickly, accurately, and costeffectively simulate SEE in large complex digital synchronous logic circuits [8] . A new revision to SEUTool was created in 2005 to handle the DSET phenomena as well as include direct strikes to logic storage elements. This new revision to SEUTool has been tested on a Boeing Radiation Tolerant DSP (BDSP C30) containing over 47 000 logic gates. SEUTool results show excellent agreement with experimental cyclotron test data taken on the digital signal processing (DSP). SEUTool results also show excellent agreement with a section of the DSP subjected to a full SPICE SEU simulation. Finally, SEUTool results show DSET propagation as a function of postclock cycle and the individual contributions of combinational and sequential elements to single-event cross section.
II. MODELING OF SEE WITH SEUTOOL
SEUTool models SEE by applying probability equations previously presented in 1997 and 2000 while improving the accuracy of DSET approximations, incorporating direct strikes to logic storage elements and introducing several new features in terms of functionality [7] , [12] . A brief summary of the probability equations used in SEUTool is given below [7] .
0018-9499/$20.00 © 2005 IEEE The SEUTool begins with two assumptions: 1) the circuit operation is synchronous and 2) the probability of two single-event (SE) hits to a particular node during the same clock cycle is 0. Starting with the above assumptions and given a SE hit of collected charge anywhere in the circuit during a particular clock cycle , then , the probability that the SE hit occurs at node N and causes a soft fault in the clock cycle , is given by (1) where is the probability given a SE strike depositing at a random location anywhere within the total circuit area, that node N will generate an output perturbation above the logic noise margin and thus produce an erroneous logic signal.
is a deterministic measure that, given an erroneous signal originating at node N during clock cycle , the signal will propagate to latch . The probability is the probability that a randomly arriving logic signal along an active path from N to will corrupt the latch and is the latch for which is a maximum among multiple active paths from N to multiple latches. The probability that a random SE hit occurs at node N and causes an observable error at the output pin during the clock cycle is given by (2) where is a deterministic measure that, given a soft fault originating from node N during clock cycle , the soft fault (SF) will appear as an error at the circuit's output during subsequent clock cycles. Since the total number of observed errors would be given by the total number of impinging particles (fluence) weighted by the probability of error due to each random particle, the total observable cross section for the circuit is given by (3) The above probability formulas are realized in SEUTool with the aid of VHDL propagation simulations and small SPICE simulations performed on select cells in the circuit as shown in Fig.  1 . This figure shows the SEUTool flow though several key steps. The circuit under test and corresponding test suite is input to SEUTool in structural VHDL. SEUTool will then modify the netlist of the circuit under test and run VHDL propagation simulations at a specified instance in time to determine the probabilities and . These deterministic probabilities represent whether the specified node (N) could produce a soft fault in the circuit and whether this soft fault may propagate to the output of the circuit and become a soft error. It should be noted that SEUTool analyzes every node in the input netlist and therefore comprises a list of these probabilities corresponding to each node in the circuit.
SEUTool next analyzes the cells driving the nodes that are capable of producing soft errors in the circuit. These cells are simulated in SPICE to generate single-event transients (SETs) resulting from a single-event strike. The SPICE simulations include accurate loading elements to approximate actual behavior of the cell in the circuit under test. These SPICE simulations determine the probability , which represents the probability of the SET having amplitude larger than the amplitude of the logic threshold. These SPICE simulations also determine the width of the SET which is then combined with the storage element properties to obtain . Once all of the probabilities are computed, SEUTool applies the above probability formulas (1)- (3) to obtain the single-event sensitive cross-section of the circuit.
SEUTool can simulate any arbitrary digital synchronous logic circuit existing in structural very high speed integrated circuit (VHSIC) hardware description language (VHDL) form and take in various adjustable input parameters. When running SEUTool, the user has control of the collected charge from the single-event strike, the operating frequency of the circuit, the point in time with which to insert the single-event strike, the SPICE models providing the behavior of the transistors and which approximation to use for the sensitive area in each transistor.
III. SIMULATION DETAILS
The circuit chosen to evaluate SEUTool against was the BDSP C30, developed by Boeing under DTRA Contract DSWA01-96-C-0151 [8] . The circuit was created to develop and demonstrate a commercial DSP compatible with Texas Instruments TMS320C30. The design was targeted to the Honeywell Rad Hard SOI-IV 0.8 m using the standard cell library developed under the Foundry Independent Radiation Hardened Microelectronics Design Center (FIRM) contract. The circuit was chosen as a vehicle to compare SEUTool against because of the large number of digital logic cells in the circuit and the abundance of combinational logic in the circuit. A functional block diagram of the TMS320C30 can be seen in Fig. 2 .
IV. EXPERIMENTAL VERSUS SEUTOOL RESULTS
The "REG 1" SEU test performed by Boeing on the BDSP was chosen as the test to be replicated in SEUTool. This test was chosen because the experimental results contained significantly more unique LETs than the other tests for which experimental data exist. This test also produced the highest number of upsets [9] . This "REG 1" test is a data integrity test on the DSP which loaded all writable registers with a logic "1" before striking at the Lawrence Berkeley Laboratory. The physical test setup used by Boeing during this testing can be seen in Fig. 3 .
SEUTool was able to mimic this test setup to generate results for comparison. SEUTool ran a program to load the writable registers with a logic "1" and then simulated the single-event strike once the registers were loaded. SEUTool was then run for enough post-clock cycles to allow all soft faults to propagate to the output of the circuit. The Mentor Graphics Modelsim 6.0 C simulation tool was used for the logic propagation phase of SEUTool and the Cadence Spectre simulation tool was used during the SPICE characterization phase. The software test setup used in the SEUTool simulations can be seen in Fig. 4 .
Experimental results versus SEUTool results of the "REG 1" test described above are presented in Figs. 5 and 6. These figures show the individual SEUTool comparison against two different fabricated parts with unique serial numbers. Since the independent variable of the SEUTool simulations was charge and not LET, a conversion has been made to relate charge to LET. This conversion uses pC m Mev/g/cm (4) and assumes a collection depth equal to the epitaxial Si thickness of the Honeywell SOI-IV process [9] . The SEUTool LET values obtained in the conversion were then reduced slightly to account for the increased charge resulting the parasitic bipolar structure in silicon-on-insulator (SOI) devices [13] . It should also be noted that the sensitive areas of the transistors in the SEUTool simulations were taken to be the gate area of the transistor multiplied by a factor of 6. A study discussing the mapping of sensitive areas in a 0.15 Honeywell SOI transistor was referred to when arriving at this factor of 6 [13] . This area was chosen to represent the maximum-sensitive region of the device and thus keep SEUTool simulations as conservative as possible [13] . The general trend of the experimental data is represented well in the SEUTool results. Aside from one point in SN 98-304, the SEUTool data is a slight overestimate or lies with error bounds of the experimental data. This is to be expected due to the nature of the probability calculations described in Section II.
V. FULL SPICE VERSUS SEUTOOL RESULTS
A section of the DSP was converted to full SPICE and subjected to a single-event analysis to give another comparison in handling DSET propagation with SEUTool. The remainder of the DSP remained in VHDL and a mixed-mode simulation was performed using the Mentor Graphics AMS Mixed Signal simulation tools. The AMS tools were able to perform the mixedmode simulation of the DSP using the previously introduced software test setup shown in Fig. 4 .
The shifter control unit (shcntl) was chosen to be the section of the DSP instantiated in full SPICE because it included complex logic propagation paths while retaining the small size necessary for effective full SPICE simulations. The shcntl was composed of 54 combinational logic gates resulting in 503 transistors. This mixed-mode circuit methodology can be visualized in Fig. 7 .
The "rel alu 09" program was chosen as the test program for comparing SEUTool results to full SPICE SEU results in the shcntl. This program exercises the shift operand in the arithmetic logic unit (ALU) and consequently the shifter control logic. We chose to strike the circuit during a processor state where the shcntl has write access to the appropriate busses ensuring that internal upsets could propagate to become observable errors in the circuit.
The full SPICE SEU simulation was conducted with the premise of finding single-event-sensitive transistors in the shcntl and determining the range of time during the clock cycle with which they are sensitive. A large square current pulse with magnitude and time guaranteed to produce a SET lasting for the duration of the clock period was applied to each "off" drain in the circuit. Output monitoring software then determined whether these square wave current pulses produced an observable error (SEU) at the DSP chip output during 83 post-clocking cycles. This test produced a list of standard cells and drains in each cell with a possibility of producing a SEU when experiencing a single-event strike.
Each sensitive drain was then subjected to a double exponential current pulse with shape parameters representative of a single-event strike to a 0.8 m CMOS SOI technology. This pulse was independently placed at different points in the clock cycle to determine a range of time during the clock cycle where the circuit was sensitive to SEU.
It was discovered during these double exponential current pulse strikes that there was a limit of 1 ns on the length of the SET required in order to become latched in the AMS V2005.2 simulation setup using the digital latch models. Transients produced by a current pulse lasting less than 1 ns were not getting latched regardless of where in the clock cycle they occurred. Since DSET propagation was one of the important phenomena being studied in this full SPICE SEU simulation, we chose to run the comparison using a scaled set of transient widths associated with four different collected charge values approximated by a single-event strike. This set of widths was scaled from a previous SEUTool simulation and used in both the SEUTool and full SPICE comparison. This set of widths was chosen to include an increasing number of SETs greater than 1 ns with each increasing value of collected charge from the single-event strike. This set of transient widths was inserted into the SPICE circuits by incorporating time-dependent switches that momentarily provided very low impedance paths between the source and drain terminals of the transistors.
A total SEU-sensitive cross section was determined by summing the ratio of SEU-sensitive time to clock period multiplied with the drain area as follows: (5) The results of the full SPICE to SEUTool comparison can be seen in Fig. 8 . This figure shows the cross sections resulting from SEUTool simulations and full SPICE SEU simulations exhibiting the same trends with similar quantitative values. The larger values of the cross sections in the full SPICE SEU simulations are due to the fact that a larger window of vulnerability was observed during these simulations than approximated during the SEUTool simulations. This larger window of vulnerability allows the SET to become erroneously latched in a sequential latching element in a larger percentage of the clock cycle duration. Increasing the setup and hold time approximations of the latches in the SEUTool simulations would shift the SEUTool cross section vertically, causing the lines in Fig. 8 to match up.
VI. ADDITIONAL SEUTOOL RESULTS AND FUNCTIONALITY

A. DSET Propagation Statistics
SEUTool can give insight into what is happening to DSETs during and after a single-event strike. A SEUTool simulation was run to strike the BDSP during the execution stage of a floating-point multiplication operation. Table I shows the number of new soft faults and soft errors that occur during the ten post-clock cycles of the simulation. This table shows that the largest number of soft faults become latched at post-clock cycle #2, while the largest number of soft errors appear at the circuit output at post-clock cycle #8. Such an analysis can be extremely useful when attempting to trace back a SEU to the clock cycle or simulation state the circuit was operating at when the SEU occurred.
B. Contributions From DSET Propagation and Direct Latch Strikes to Cross Section
SEUTool can also help distinguish the errors in the circuit resulting from direct strikes to latches and errors resulting from DSETs propagating to latches. SEUTool reports these in terms of percentage of contribution to single-event cross section. Table  II shows an example of this breakdown for a strike during the execution of the floating-point multiplication operation described Fig. 9 . Contribution of DSET and direct latch strikes as a function of frequency [6] above and the REG 1 program used in the experimental comparison. An LET of 68 MeV-cm /mg is used in this example. This analysis technique can also be used to predict when the DSET contribution to the cross section will equal and eclipse that of the direct latch strike contribution. This analysis is performed by scaling the frequency in SEUTool and then plotting the DSET and latch cross sections as a function of frequency. SEUTool can then generate a plot similar to the qualitative plot shown in Fig. 9 , [6] .
Information obtained in a graph such as this can aid designers in formulating strategies to design in radiation hardness. A designer can pick his operating frequency and determine whether to harden the combinational or sequential elements based on their contribution to the total single-event cross section. After hardening the desired elements, the designer can then rerun SEUTool to determine the effectiveness of the hardening technique for reducing the total single-event cross section.
VII. DISCUSSION
A. SEUTool Accuracy
The SEUTool comparisons to the experimental data and full SPICE simulation data in the BDSP show that SEUTool is capable of accurately predicting single-event cross sections in a large complex digital application specific integrated circuit (ASIC). Due to the nature of the probability calculations used in SEUTool, several simplifications and approximations are made that should be understood when using SEUTool data.
SEUTool approximates the response of each transistor to a single-event strike as a double exponential current source. The shape parameters of this double exponential are fixed to values representative of the technology simulated. The amplitude of this current pulse is then varied by SEUTool to approximate different amounts of collected charge. This method allows for SEUTool to simulate different amounts of collected charge quickly and efficiently without significant user input. This approximation, however, assumes that the shape of the current is only varying with amplitude as more charge is collected by higher energy ions interacting with the circuit. This is not guaranteed, however, to hold true as the shape of this pulse may vary as different ion species interact with the circuit [11] .
SEUTool uses collected charge as the independent variable in its SEU simulations. When using SEUTool, one must be aware of the complexities of converting an LET value into a collected charge value. The conversion approximation from collected charge to LET used in this paper includes several assumptions. One of these assumptions was that the charge collection depth extends throughout the entire epitaxial Si layer. Another assumption was to account for possible parasitic bipolar action by overestimating the collected charge corresponding to each LET.
There are several ways to improve the agreement seen between SEUTool and the experimental results in Figs. 5 and 6. One way would be to spend time calibrating the single-event strike parameters at the TCAD level. This ideal calibration would allow SEUTool to more accurately represent the single-event strike as a current pulse during the SPICE simulation phase. The calibration would also eliminate much of the guesswork from converting the LET into collected charge as well as account for the parasitic bipolar mechanism that may exist in the SOI structures. Another benefit of the calibration would be to obtain an estimate for the single-event-sensitive area in the transistors by striking at different physical locations.
Another way to improve agreement between SEUTool and experimental results would be to compare the SEUTool results against a cross-section curve with a wider range of LET values and smaller error bars. The experimental cross-section curves referenced in this paper were generated primarily to demonstrate radiation tolerance of the BDSP [8] . Because of this, several points on the cross-section curves show a very small number of errors or no errors at all.
B. SEUTool Performance
The SEUTool simulations presented in this paper were shown to be significantly quicker than the full SPICE SEU simulations and experimental tests used for comparison in this paper. The total simulation time of a SEUTool simulation can be broken down into several different tasks of which some can be performed simultaneously. These fully automated tasks include preprocessing, processing, and post-processing.
The preprocessing step consists of converting the circuit netlist and testbench into a format suitable for the upcoming processing step. The time needed to complete this step varies with the size of the circuit to be simulated and is denoted as . The processing step consists of the SPICE library element characterization and logic propagation simulations as described in Section II. The SPICE characterization is performed only once for each standard cell library used in the circuit. This characterization is performed for each library standard cell and collected charge used in the SEUTool simulation with a total time denoted by -. The logic propagation simulations are performed for every unique state of the circuit simulated with SEUTool with each simulation time denoted by . The post-processing step applies data obtained during the processing step to the probability formulas detailed in Section II. The step calculates the final single-event cross sections and outputs the DSET propagation statistics. The time to complete this step can be seen as -. The worst-case total simulation time needed to run a SEUTool simulation can then be approximated by -
where and the number of unique simulation states is represented by . This can be improved by running in parallel with and starting as soon as is finished.
The approximate simulation times resulting from SEUTool simulation of the entire BDSP can be seen in Table III . It took approximately 48 hours to run a SEUTool simulation on the entire BDSP. Once this initial 48 hours had occurred, another frequency could be simulated in approximately 30 minutes, and another simulation state could be simulated in approximately 24 hours. These times are extremely small when compared against the time needed to run a full SPICE SEU simulation on the roughly 0.5 million transistors in the BDSP. A full SPICE SEU simulation striking every transistor in the BDSP would take somewhere on the order of years or decades of time to complete.
VIII. CONCLUSION
A new revision to SEUTool was created in 2005 to more accurately handle the DSET phenomena as well as include direct strike to logic storage elements. This new revision to SEUTool has been tested on a Boeing Radiation Tolerant DSP (BDSP C30) containing over 47 000 logic gates. A section of the DSP has been simulated for SEU in full SPICE to serve as an additional comparison. SEUTool results show excellent agreement with experimental cyclotron test data taken on the DSP. SEUTool results align extremely well with full SPICE SEU simulation results as well. SEUTool results also show a way to visualize DSET propagation as well as distinguish DSET and direct latch strike contributions to single-event cross section.
